Custom Turnkey Time and Frequency Systems: A structured, expandable approach by Wright, David F.
N95- 32330
D//- /
/
:.)
CUSTOM TURNKEY TIME &: FREQUENCY i
SYSTEMS
A STRUCTURED, EXPANDABLE APPROACH
David F. Wright
Radiocode Clocks Ltd.
Kernick Road
Penryn
Cornwall, TR10 9LY.
United Kingdom.
Abstract
Radiocode Clocks Ltd. have developed a Turnkey Time and Frequency Generation and Dis-
tribution System strategy based upon a bus of three, "core" signals from which any Time code,
Pulse rate or Frequency can be produced. The heart of the system is a ruggedized 19 inch, 3U
Single Eurocard chassis constructed from machined lOmm aluminum alloy plate and designed
to meet stringent Military, Security and Telecommunications specifications. The chassis is fitted
with an advanced multilayer backplane with separate ground planes for analog and digital signals
ensuring no degradation of low noise frequency references in the proximity of high speed digital
pulse transmissions.
The system has been designed to be used in three possible configurations:
a) As a stand alone generation and distribution instrument.
b) As a primary distribution unit in a turnkey Time and Frequency system.
c) As a secondary distribution unit at a remote location from the Turnkey Time and Frequency
System providing regeneration of core signals and correction for transmission delays.
When configured as a secondary distribution unit the system will continue to provide usable
outputs when one, two or even all three of the "core" signals are lost.
The instrument's placement within a system as a possible single point of system failure has
required the development of very high reliability translator, synthesizer, phase locked loop and
distribution modules together with a comprehensive alarm and monitoring strategy.
INTRODUCTION
The requirements for sources of Precise Time and Frequency have grown substantially in
recent years, not just in the number of projects but also in their complexity. An increasing
number of users are specifying redundancy, high reliability, expandability and a plethora of
Time code, Pulse rate and Reference frequency outputs in their systems. In dual or triple
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redundant configurations the switching, monitoring and alarm management of such a myriad
of signals can become technically complex, commercially expensive and, in many cases, can
reduce system availability. This, coupled with the tightening of international standards with
regard to electromagnetic compatibility, electrical safety and product quality, has lead to the
development of a new strategy for Time and Frequency distribution.
SYSTEM ARCHITECTURE
Traditionally, when designing a turnkey distribution system, two or three master clocks, frequency
standards or time code generators are fitted with one of each required system output. In some
complex cases an atomic frequency standard will provide a stable reference frequency to a pair
of low noise quartz oscillators via individual frequency or phase locked loops. These oscillators
then produce one of each of the required frequency outputs which are fault detected and
switched to a frequency distribution unit, while a GPS or Off-air master clock synchronizes
two or three time code generators, each of which produces one of every required time or time
interval output. These in turn, are majority voted, fault detected and switched to a timing
buffer or distribution tmit.
The addition of features such as secondary power supplies, alarms and output monitoring
quickly make the system difficult to use, very inflexible, costly to manufacture and support and
inefficient in terms of spares ranging.
Our solution to these problem has been to reduce the number of switched signals to an absolute
minimt, m and to use these "core" signals as references with which to generate the required
system outputs. Using conventional copper or fiber optic technology the minimum "core" signal
count is three, a 1 Pulse per second (1 PPS) epoch marker, a 10MHz reference frequency and
a proprietary format RS422 time message.
These "core" signals are generated by one or more Time and Frequency Standards such as GPS
or Off-Air receivers, free running atomic or quartz clocks or a combination of the above. The
"core" signals, plus alarm and status signals from the master time and frequency source are fed
to an intelligent monitor and changeover unit which will fault detect, majority vote and switch
between sources. This unit also acts as a system alarm manager. The selected "core" signals
are then fed to a high reliability, modular distribution chassis based upon a single Eurocard
format and fitted with dual power supplies, an alarm management module, an input/expansion
module and a backplane accommodating the "core" signals, power lines, alarm signals and
inter-module control signals.
Because there are also smaller applications, where a single distribution chassis is sufficient
and the use of an external source of time and frequency is not always necessary, a range of
"core" signal generation modules, which could obtain time from an external reference, has
been developed for the distribution system. These modules now include GPS, Loran, WWVB,
MSF and DCF receivers, together with free-running master time and frequency sources.
Historically, the distribution of low noise frequencies and digital signals has been undertaken
using two separate chassis. As this approach was considered cumbersome, a single chassis
architecture was developed for the distribution of all time and frequency signals while maintaining
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the quality of the outputs. This has been achievedby developingan advancedmultilayer
backplanewith high isolationandseparategroundplanesfor analoganddigital signalsallowing
high speedpulsetrains and low-noisefrequenciesto be processedin close proximity without
anysignificantdegradationin signalquality.
High reliability moduleshavealsobeendevelopedwhichacceptthe requiredsignalsfrom the
backplaneand translate, synthesizeand distribute virtually any Time and Frequencysignal.
Most modulesare4E wide andprovide five isolatedoutputsof eachsignal. The Input module
hasbeendevelopedto provideexpansionoutputsof the "core" signalsso that whenthe chassis
is fidly populated,additional modulescan be addedby simpleconnectionof filrther chassis
allowingvirtually infinite expansioncapabilitieswithout havingto modifyor reconfigureall the
instrumentsin the system.
Another important designconsiderationwas the provision of high stability, very low noise
referencefrequencieswithin the distribution system. Good long and medium term stability
can be achievedby using a Cesiumstandardor GPS-disciplinedRubidiumatomic oscillator
but typical specificationrequirementsof 1 × 10-12 over24 hours,1× 10-11over 1 second,and
phasenoisebelow 110dBc/Hz at 1 Hz offset from carrier could only be achievedby the use
of a high quality ovenizedquartzoscillatorphaselockedto the "core" 10MHz signal.
Our standardPLL moduleusesa numberof novel techniquesto implementthe well proven
secondorder phaselockedloop that hasthe requiredcharacteristics.In the short term, up to
sometensof seconds,the phaselockedloop'sovenizedoscillatorfrequencycanbemorestable
than the "core" signal;for this reasonthe phaselockedloop is designedto havea time constant
of aboutone minute. For longer time periodsthe loop holdsthe oscillator in phasewith the
10MHz reference. Time constantsof that order can be realizedusinganalogtechniquesbut
when the requirementfor "holdover" operationon lossof referenceis consideredthe useof
digital control becomesmandatory. A microprocessorcontrolled loop providessophisticated
solutionsfor all of the control problemsbut has inferior reliability performance.Worsestill,
the processorgeneratesa broadspectrumof noisesignalswhich are unwelcomein a module
whoseprimary purposeis to provide high quality, low noiseanalogsignaloutputs.
The solution we have developedfor this systemis part analog,part digital proportional and
integral control. The control loop error signalis formed by direct phasecomparisonof the
10MHz"core" signaland the localovenizedoscillatorin a circuit which is effectiveover more
than 320 degreesof phase,almosta whole cycleat 10MHz. The magnitudeof the phase
differenceprovidesthe control signal for a low frequencyvoltage controlled oscillatorwhich
clocks a 16 bit up/downcounter. The sign of the phase differencedeterminesthe count
direction. The counter outputsconnectto a 16bit DAC which providesthe integral part of
the loop control signal. When the phasedifferencehasbeendriven to zero in a steadystate
condition the up/downcounter ceasesto be clockedand no other clock signalsare active in
the control system.
The integratorcanset the ovenizedoscillator control voltageanywherein it's entire rangebut
the largestproportional control contribution required hasonly a fraction of the value of the
control range. This signalis a fraction of the loop error signalalreadyderived from the phase
detector;it is fed throughan analogswitchand summedwith the signalfrom the DAC to form
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the ovenized oscillator control voltage.
The proportional control is immediately active at a low level in response to a loop error; the
integral control works to drive the phase to zero in the longer term. If the "core" 10MHz
reference is lost then the integrator has the correct value to hold the oscillator at the last best
control value indefinitely. The digital parts of the circuit fit readily into programmable logic
and the controller adds no clock noise to the OCXO output.
Development of the Low Noise Phase Locked Loop Oscillator Module has provided us with a
new time and frequency distribution sub-system, the TFD8000. This is now considered not only
a product but a new strategy providing a structured, expandable approach to turnkey system
design which has already proved cost-effective, reliable and easy to maintain in applications
within the Defense, Security and Telecommunications Industries.
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